[sir_richard] 52098: [FREELDR]: Some ARM architectures do not necessarily have CS0_BASE at 0x00000000, for example, most Ti OMAP Platforms have DDR at 0x80000000. The current FreeLDR algorithms wou...

Show replies by date

5312
Age (days ago)
5312
Last active (days ago)

ros-diffs@reactos.org

0 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • sir_richard@svn.reactos.org